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Abstract
Safety-critical embedded applications are often distributed. For example, software in an automotive control
or in avionics control are distributed over a large number of distributed processors which are connected
over some domain speciﬁc buses. Correctness of such applications is of paramount importance due to their
safety-critical nature. Synchronous programming models (e.g. Esterel, SIGNAL, Lustre) make synchrony
assumption (zero time intra-module computation and zero time inter module communication) while model-
ing such applications so that the model is easier to verify. Once veriﬁed, models built with such assumptions
need to be distributed over an asynchronous communication based platform which brings out the challenge
of Globally Asynchronous and Locally synchronous (GALS) design. The correctness preserving reﬁnement
of a fully synchronous model onto a globally asynchronous communication media implies that various restric-
tions be imposed on the synchronous model. In the realm of polychronous programming model (exempliﬁed
by the SIGNAL language), a property called ‘endo-isochrony’ was proposed in early 1990s. Endochrony
of individual modules assures safe sequential code generation from the module speciﬁcation, and isochrony
ensures safe communication between modules. In this paper, ﬁrst we provide a more general suﬃcient
condition for isochrony. Second, we generalize the deﬁnition of isochrony for weakly-endochronous mod-
ules. Further, we introduce the notion of directional isochrony which provides suﬃcient conditions for safe
communication between modules in one direction but not in the other direction. The results in this paper
not only simpliﬁes the understanding of the conditions under which a polychronous speciﬁcation can be
implemented in GALS, but also sheds interesting lights on causality and isochrony. When the synchronous
modules are reused as IPs, the conditions described here can be checked to see whether those modules can
be composed asynchronously with the same behavior as their synchronous composition.
Keywords: Synchronous Programming Model, Polychrony, SIGNAL, endochrony, isochrony, Globally
Asynchronous Locally Synchronous Systems, Unidirectional Isochrony
1 Introduction
Globally Asynchronous and Locally Synchronous (GALS) designs are gaining im-
portance in the ﬁeld of System-on-Chip (SoC) design due to two facts: ﬁrst, due to
rising clock speed, and increased number of components in today’s designs, signals
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reaching one end of the chip from another end within a clock cycle is becoming
diﬃcult; second, the power consumed in the clock distribution network is too much
compared to the power consumed in computation. Therefore, a push towards mul-
tiple clock domains, and signals crossing clock domains have given rise to interest
in GALS design. Since it is widely accepted that synchronous design is much easier
than asynchronous designs, it is important to develop methodologies and tools for
GALS design.
However, there is another kind of GALS design which has been in existence much
before the application of GALS in SoC designs have become critical. In the early
1980s, various synchronous programming languages such as Esterel, Lustre, SIG-
NAL etc., were developed to simplify the design of embedded control software using
a simplifying abstraction about time taken to compute and communicate. Under
the synchrony assumption, building models for the control related computation is
easier. It is also easier to verify such models for their computational correctness.
However, the synchrony assumption is quite strong in assuming that the computa-
tion takes zero time, and the communication between synchronous modules takes
zero time. Similar to the case of hardware designs, the computational zero-time
can be easily validated if the inter-arrival time between subsequent inputs (or sub-
sequent sampling of inputs) is greater than the computation time. However, when
the modules are distributed across an asychronous communication media, such as
a CAN bus (in automotive applications), the zero-time communication, and syn-
chronous communication for all the signals is not easily justiﬁable. This gave rise
to a large amount of research in the 1990s. Various conditions on the synchronous
models under which an entire system can have the same computational behavior,
despite the asynchronous media were invented.
In [2,3] one such condition called ‘endo-isochrony’ was introduced, which if sat-
isﬁed by a collection of synchronous modules, would guarantee that the distributed
deployment of the modules across asynchronous media would be safe. By being
‘safe’ we mean that the dataﬂow behavior of the collection of modules when working
under synchrony assumption, and when working in asynchronously communicating
scenario, would be the same. This notion of equivalence between the GALS deploy-
ment and the original synchronous models has been called ‘ﬂow equivalence’ [3]. In
this paper, we assume that whenever we say a synchronous model and its GALS
implementation are equivalent, we mean ‘ﬂow equivalent’.
In [2, 3], there are two parts to this condition. First, the individual modules
must be ‘endochronous’. Informally, this means that module speciﬁcations should
have enough information in themselves so that when compiled into sequential soft-
ware components, they are capable of sampling their inputs exactly when required
without missing any input changes. In endochrony, sequentiality has been a prime
pre-condition, leading to a restrictive class of synchronous models which satisfy
this condition. In later works [16], this condition was relaxed so that strict se-
quential implementability of the modules were not primary. Local nondeterminism
that does not disturb the global determinism of the module implementation were
allowed, leading to the notion of weak-endochrony. The class of weak-endochronous
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modules strictly subsumes the class of endochronous modules. Weak-endochronous
modules has enough information in their speciﬁcations so that their multi-threaded
or concurrent implementations can sample all inputs exactly when required without
missing any input changes. Therefore, weak endochrony is a weaker restriction on
modules.
The idea of isochrony on the other hand is not about the modules themselves, but
about communication between modules. In [2, 3], this idea was formulated in two
ways. The ﬁrst way was about reconstructing the synchronous communication from
asynchronous trace of their communication. A second formulation was a suﬃcient
condition and can be explained as follows. If two modules are communicating via
multiple signals, then the signals must be in phase. Suppose modules M1 and M2
are communicating via signals x, y, z, w such that M1 computes values for signals
x, y, and M2 consumes those values, and z,w values are produced by M2 while M1
consumes those values. Then in order for the communication between M1 and M2 to
be considered isochronous, it must be the case, that M1 must always produce values
on x, y at the same instants, and same is true for M2 while producing z,w. If this
happens, then M1 would always wait for a value of y to arrive, if a new value of x
arrives and vice versa. Therefore, M2 can reconstruct the synchronized behavior of
production of x, y without having to get any specialized handshake signals from M1
and vice versa. This is however, restrictive and modules that were designed to be
working in a zero-time computation and communication may not easily guarantee
this condition. It also requires model checking to check that this holds. If this holds,
then M1 and M2 could be easily put across asynchronous media with suitable ﬂow
control protocol between them.
In this paper, we generalize the suﬃciency conditions in [2,3] to give a character-
ization of isochrony in terms of clock relations between signals. In another direction,
we provide a suﬃciency condition for weakly endochronous modules which requires
a modiﬁcation of the deﬁnition used for endochronous components. In [17] weak-
endochronous module composition and the corresponding construction to make the
entire composition isochronous was considered. However, our goal is to ﬁnd ways to
check for a collection of weakly endochronous modules, if they satisfy the modiﬁed
isochrony condition such that their composition is safely implementable in a GALS
setting.
So, in comparison with previous work, in the paper, we ﬁnd conditions on clock
relations either directly coded as clock constraints, or indirectly inferred from the
dataﬂow equations, which would imply that the GALS implementation of the origi-
nal synchronous model under analysis is correct. In this paper, we do not go into the
algorithms for doing so, but rather stop at providing the suﬃciency characterization
of isochrony in terms of clock relations.
Before we proceed further, we must brieﬂy discuss the programming model used
in this work. As mentioned before, there are multiple variants of synchronous pro-
gramming model. Esterel [4] is an imperative paradigm of programming that makes
synchrony assumption. Lustre [9] on the otherhand describes dataﬂow equations
to describe the computation inherent in an embedded application. The Lustre se-
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mantics assumes that these equations are evaluated based on the global clock tick,
and hence suitable for distributed applications that implements a global clock syn-
chronization such as Time Triggered Architectures [12]. Our work is based on the
SIGNAL [8] language and the Polychrony framework [7]. SIGNAL is a dataﬂow syn-
chronous language closer in ﬂavor to Lustre. However, instead of dataﬂow equations,
SIGNAL speciﬁes dataﬂow relations (and hence SIGNAL is more in the speciﬁcation
domain than programming language). Also, SIGNAL does not assume any global
clock to pace the computation of the dataﬂows, but rather each signal in a SIGNAL
model is sampled or computed based on its own rate (clock). These rates are of-
ten related by clock relations which are either inferred from the dataﬂow relations
(usage) or by direct clock constraints written in the model. These rates are then
analyzed using clock calculus [1], and the property of endochrony is basically deter-
mined by the clock calculus. Therefore, it is possible to check endochrony (albeit
with high complexity) by solving Boolean relations encoding the clock relations.
This paper aims to set the foundations for the same in analyzing isochrony.
The analysis and contributions in this paper are arranged as follows. The theo-
retical background for synchronous languages in general and SIGNAL in particular
are given in Section 2. The operators in SIGNAL and the code generation strategy
using rate relations are discussed. We also deﬁne the rate relations in SIGNAL
and introduce our formalism to represent them in this section. Section 3 contains
the assertions which govern the allowed composition requirements and examines
them with respect to the properties of SIGNAL models. The communicating sig-
nals and their structures are deﬁned which will be used throughout the paper to
explain other contributions. The directional composition of components with ex-
amples which show correct and incorrect cases are given in Section 4. An important
step in the transition from a dataﬂow based design to a GALS implementation is
the code generation part. Section 5 will review the code generation proposals for
distributed implementation and will comment on the related work. Section 6 will
conclude the paper by detailing the contributions of this paper.
2 SIGNAL Modeling and Rate relations
Dataﬂow synchronous language such as SIGNAL expresses computation by captur-
ing dataﬂow in terms of relations, and by capturing syntactic modularization by
process constructs. So in SIGNAL, one can write process descriptions which has
inputs and outputs and internal variables. The variables are called signals, because
the variables in a SIGNAL process semantically denote inﬁnite sequences of values
that the variables take over time. xˆ deﬁnes the rate (clock) at which a signal x will
get updated or evaluated. The signals can have various data types such as integers,
booleans, real numbers, events etc. The computation is expressed as concurrent
activity on the various signals. There are four basic operator types (one can deﬁne
many derived operators based on them): functions, sampler, merge and delay. All
possible dataﬂow functions (for which computational library elements are available)
can be used.
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Usually a Function operator f is applied on a set of signals, say x1, ..., xn to
produce value on a signal y and is written as:
y := f(x1, ..., xn) (1)
This means that a new value of y is computed by function f by sampling the values
at signals x1,x2,...,xn. It is the responsibility of the modeler to ensure that the
values of each signal is present at its rate. In other words, the usage of signals by
the modeler itself will indicate to the compiler that rates at which the values of
x1,x2,...,xn are updated are the same, and y gets updated at the same rate, as by
synchrony hypothesis, f computes in zero time. The SIGNAL compiler assumes
the environment will supply the inputs at each clock instant and will show errors
in case the clock calculus reveals this cannot be guaranteed.
The Sampler operator is used as follows:
y := x when c (2)
where c is a Boolean condition on some signals, and y and x must have the same
data types. This statement means that whenever the condition c is computed, or
sampled, and turns out to be ‘true’, if at that time, x also has a valid value, then y
will immediately get that value. If however c is evaluated to false, then y will not
get a new value. So the rate at which y is updated is less than the rate at which x
is updated, or the rate at which c is evaluated to true.
The Merge operator is called ‘default’ and used as follows:
y := x default z (3)
where x, y, and z must have the same data type, and whenever x gets sampled or
evaluated, y gets the value of x. If x is not evaluated or updated but z does get
evaluated or updated, then y gets that value. So it is a deterministic merge with
priority to the signal x over z.
The Delay operator is denoted by $, and an example usage would be as follows:
y := x$ init k (4)
This means that y gets the previous value of x every time x gets updated. In the
ﬁrst instance, y is initialized with k.
A Function operator from 1 will equate the rate of the resultant and input
signals. Similar is the case for Delay operator, which equates the rates of the input
and output signals. The rate of y in Equation 2 can be represented as an intersection
between the clock of x and the clock of [c](c is present and true). Similarly, we can
observe that a union of the clocks of x and z occurs while using a Merge operator in
Equation 3. The clock relations between input and output signals used along with
an operator in SIGNAL is summarized in Table 1.
So a system of dataﬂow relations represents a dataﬂow network. However, there
is a notion of causality in a network which decides the order in which each set of
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SIGNAL operator SIGNAL expression Clock relation
Function y = f(x1, x2, . . . , xn) by = cx1 = . . . = cxn
Sampler y = x when c by = bx ∩ [c]
Merge y = x default z by = bx ∪ bz
Delay y = x $ init k by = bx
Table 1
SIGNAL Operators and their clock relations
signals have to be evaluated. Even though the statements in SIGNAL are in parallel
composition, there exists dependency between some of the signals which necessitates
this ordering. This causality is caused by boolean gaurds in Sampler operator,
availability of inputs etc. which gives rise to rate relations. We are interested in
the evaluation of these rate relations and how they inﬂuence the communication
between components.
SIGNAL language has a syntactic construct called process which is its way of
modularizing the dataﬂow speciﬁcation. The processes are assumed concurrent
modules. As a result, if process boundaries are deleted, one gets a large dataﬂow
network where operators are connected with some other operators via signals. The
signals at the boundaries of modules or processes also communicate in zero time
as per synchrony assumption. However, when distributed in a GALS environment,
usually separate modules are deployed at diﬀerent sites. As a result, signals that
cross the module boundaries call for special attention, because the zero time com-
munication for these signals cannot be assumed any more. The concept of isochrony
concerns particularly these signals.
Also it is worth noting that the data ﬂow network does not have to be syntac-
tically acyclic. This could be puzzling because if there is a cycle inside a zero time
computation, it seems to be nonimplementable. However, one has to remember that
not all operators are computing at the same time point as discussed earlier. So if
a cycle is such that not all operators on the same cycle in the dataﬂow network
compute at the same rate, one can actually implement the dataﬂow without any
problem. These are called constructive cycles.
So the clocks of the signals computed by the operators must be related to check
for this condition. When signals cross boundaries of modules, this is particularly
problematic to check, because the modules may be coming from diﬀerent modelers,
and may already be compiled into code. Hence, the clock relations of all signals in-
side each module must be exported along with the compiled module when exporting
a module as an IP. The clock relations between diﬀerent modules should be analyzed
using clock calculus to check for such cycles. In the rest of this paper, we assume
that such cycles have been checked before trying to create GALS implementation
of the model.
Let us now look at a sample SIGNAL program for a better understanding of the
paradigm.
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process Sampler = (? integer a; event b; ! integer c;)
(| c := a when ^b |)
The SIGNAL program Sampler uses the when primitive to sample the input
signal a with another input b. The sampled output is denoted by c. Here the rate
of the three signals can be diﬀerent, but the rate of c is determined by the rates of a
and b. The rate (clock) of a signal a is denoted by aˆ. The rate relation of Sampler
output c is as follows:
cˆ = aˆ ∩ bˆ (5)
We now formally deﬁne clock relation in the SIGNAL context, which will be
used later in the paper to deﬁne communication requirements, isochrony etc.
Deﬁnition 2.1 Given a set of signals V , each signal x ∈ V has its own clock xˆ
which is the (possibly inﬁnite) set of instants at which x gets updated. If the signal
x is input to the system, xˆ is the rate at which x is sampled. The sampling rate
must be suﬃcient to capture all its updates.
The clock of a signal speciﬁes when the signal is valid. When two signals are
used in a SIGNAL statement on either sides of the assignment operator, their clocks
are said to be related. Now we formally deﬁne a clock relation.
Deﬁnition 2.2 Given a set of signals V , two signals (x, y) ∈ V is said to be
related by clock relation rxy, if their respective clocks (xˆ, yˆ) satisﬁes the relational
predicate rxy. For example, if the clocks of x and y are equal, then rxy = (x̂ = ŷ).
If we consider the deﬁnition of a signal in terms of two other signals (as in Sam-
pler/Merge), then they are related by a relational predicate rxyz where x, y, z ∈ V
and x is deﬁned in terms of y and z. For example, in the Merge statement
x := y default z, rxyz = (x̂ = ŷ ∪ ẑ).
In the Table 1, the signals are equated in a direct fashion without the need for
solving any external equation. This is termed as a direct relation. Now, two signals
are said to be indirectly related if they are not present in a direct relation and if
a relation can be found between them by solving a set of clock relations. Now we
introduce a special clock relation ‘#’ as the null clock relation which deﬁnes an
absent clock relation between two signals. This new relation can be used to assert
that there exists no direct or indirect relation between the clocks of the signals
under consideration.
Deﬁnition 2.3 The signals x and y are independent if and only if the clock relation
rxy = (x̂ #ŷ).
SIGNAL programs are synthesized into ANSI C code using the Polychrony com-
piler [7]. Polychrony compiler generates C code only for endochronous SIGNAL
programs. Informally, a SIGNAL speciﬁcation is said to be endochronous if a static
sequential schedule exists for its operations. Currently Polychrony tool generates
sequential C code from the concurrent SIGNAL speciﬁcations. A less strict prop-
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erty is weak endochrony. This property is satisﬁed even if a sequential schedule
is not possible, but a locally concurrent schedule (with nondeterministic execution
order for some operators) keeps the outputs deterministic. Thus if multiple possi-
ble behaviors without aﬀecting the outputs are admissible for a speciﬁcation, then
such a SIGNAL speciﬁcation is weakly endochronous. A more detailed account of
endochrony, weak endochrony., etc with adequate examples can be found in [11].
These properties are crucial in the design of GALS architectures for the ordering
and distribution of operations into diﬀerent sites.
In a GALS deployment of the code generated from various modules, due to
unequal delay in communicating various signals from one module to another module
and due to the absence of a global clock, the communication between processes will
surely lose synchronization. Endochrony concerns with relations between rates of
signals in a component and is not suﬃcient to guarantee correct communication.
As discussed before, if a property such as Isochrony is satisﬁed for the common
variables between the various synchronous modules one might be able to ensure
correct communication [3] without losing the correctness of the system.
Isochrony is a condition that is applicable to a collection of synchronous mod-
ules which communicate through common variables. When the communication is
synchronous (zero time), the time instant at which the updating module updates
a shared variable, and the time instant when the modules reading the update on
those variables see the update are the same. However, when the modules are dis-
tributed and their communication is asynchronous (GALS deployment), this is no
longer true. The conditions on the updates and sampling of these shared variables
must have some relationship in order for the GALS deployment to work the same
way as the fully synchronous model. This [2, 3] deﬁned endo-isochronous systems
whose components are endochronous and the communication between them to be
isochronous. There, isochrony has been studied based on the composition of syn-
chronous transition systems (STS). A pair of STS (Φ1,Φ2) is said to be isochronous,
if the asynchronous observations (traces) on the synchronous composition of the set
of STSs and the asynchronous observations of asynchronous composition of desyn-
chronized STS can be equated [2]. From [2],
(Φ1 || Φ2)
a = Φa1 ||a Φ
a
2
4 (6)
This deﬁnition of isochrony was shown to hold when two STSs Φ1, and Φ2, and
Φ2 having a set of common variables have the following property: If V be the set of
variables shared between Φ1, and Φ2, and V1 ⊆ V is updated by Φ1, and sampled by
Φ2, and V2 ⊆ V is updated by Φ2 and sampled by Φ1, and V = V1∪V2, V1∩V2 = ∅,
then all variables in V1 must have the same clock, and all variables in V2 must have
the same clock. In other words, if at any instant, one variable of Vi (i = 1, 2) is
absent (have no value), then all variables of that Vi must be absent. However, it
turns out that this is a suﬃcient condition but not necessary. The actual deﬁnition
of isochrony can be satisﬁed by more general conditions on the variable sets V1
and V2. There are several advantages of this generalization. First, it simpliﬁes the
4 Here Φa stands for desynchronized STS and ||a means asynchronous composition
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understanding of isochrony substantially compared to [2, 3]. Second, it generalizes
it to weakly endochronous modules also. Third, a directional notion of isochrony
comes up naturally.
3 Composition of synchronous systems
In GALS systems, each component will need to interact in an asynchronous fashion
over communication lines. The nature of the communication medium deﬁnes the
type of composition required between components. In an asynchronous communi-
cation medium there is a requirement of buﬀers in between modules to balance the
rates of individual modules. In practice, the size of the buﬀers cannot be inﬁnite,
which limits the diﬀerence in the rates of the modules. Another inhibiting factor for
the proper functioning of the system is the information that is being sent between
modules. The issues related to this factor are two fold: i) The clock of the signals
which are common to the sender and receiver have to be shared and ii) The clock
relationship between the common signals will have to be maintained in both mod-
ules. Here we consider the composition of endochronous and weakly endochronous
processes. We assume throughout the course of the paper that the programs or IPs
provided for composition do not have combinational loops and are error free. Also
when the programs or IPs are composed, they have to be checked for the presence
of any new combinational cycles created as a result of the composition.
3.1 Composition of endochronous processes
A static schedule exists for an endochronous process. The diﬀerent input signals
have their own clocks and they are interconnected with the rate relations. A root
clock will be formed as a result of these rate relations in the Polychrony compiler,
which is the equivalent of a global clock in the SIGNAL domain. Thus, for an
endochronous process, there exists a direct or indirect relation between every signal
in the process. The advantage of such a process is that a ﬂow of each signal (an
order of values without clock) along with the clock relations is enough to create the
clocked synchronous ﬂow for the whole process, i.e. no external clock information is
needed to recreate the synchronous ﬂow of signals in an endochronous process. In
SIGNAL terminology this is termed as ‘reconstruction’ of signals in a process [3].
Still endochrony is not suﬃcient to guarantee correct communication. The example
below will illustrate this problem.
process Endo1= (? integer a,b; ! integer out1,out2;)
(| out1 := a + b | out2 := a + 1 when out1 > 0 |) end;
process Endo2= (? integer out1,out2; ! integer c;)
(| c := out1 + out2|) end;
Here process Endo1 has two output signals which are received by Endo2 through
an asynchronous medium. According to the order of arrival of inputs to Endo2, the
value of c will change. Two cases of reconstruction of c for diﬀerent rates of out2 is
shown below.
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a 1 0 2 out1 − 1 1 2
b − 2 1 0 out2 1 3
out1 − 1 1 2 c 0 4
out2 ⊥ 1 3
In Endo1, the values of out2 are updated only in the instants when out1 > 0.
After transmission through an asynchronous medium, the synchronization between
out1 and out2 are lost and therefore the absent values of out2 can not be observed
for Endo2. Endo2 can only observe a sequence of data of out1 and out2 respectively
as shown on the right. By c := out1 + out2, Endo2 assumes that out1 and out2
are updated at the same time and which contradict with the way they are being
produced by Endo1. So endochrony is not suﬃcient for deterministic output while
composing processes. Along with deterministic computation, deterministic commu-
nication has to be maintained. Isochrony is the property about the communication
between systems which speciﬁes whether they can be composed correctly. For en-
dochronous processes we can guarantee proper composition provided certain condi-
tions are satisﬁed. Before moving into the deﬁntions which will check for isochrony
in composing processes, we revisit some information that we know from existing
literature in the form of assertions. From [3], we understand a strict condition for
composing endochronous processes.
Assertion A1: For endochronous processes P1 and P2, isochrony can be guaranteed
if P1 produces all its events at the same instant and P2 waits for all inputs to arrive
before computation and vice versa.
This assertion from [3] is a suﬃcient condition for endochronous processes. In a
GALS domain, this is often a strict condition and is hard to implement. The key
factor in the composition process is the clock information of the composing IP’s. So
we put Assertion A1 in a more general form for synchronous processes:
Assertion A2: For two communicating processes P1 and P2, the clock information
of the common signals must be shared.
Sharing of clock information between IPs in a distributed environment involves
exchanging meta-information about the clock relations for these endochronous pro-
cesses. This information will include the signals and their rate relations which can
be used to check for isochronoy. It is not possible to add any clock information into
the IP, once it is implemented and shipped as an IP. So the meta-information will
help in checking for isochorny and to redesign the IPs to make them isochronous.
Now we formalize a suﬃcient condition for isochrony. For two endochronous pro-
cesses Pi and Pj , where the set of signals of is Vi and Vj respectively, we deﬁne a
communication structure Cij .
Deﬁnition 3.1 The tuple Cij = (Wij , Rij) deﬁnes a communication structure
which represents the projection of clock signals from Pi to Pj , where
i) Wij = Vi ∩ Vj and
ii) Rij = { r
ij
abc , the clock relation deﬁning v̂a in terms of v̂b and v̂c in Pi ,
∀ (va, vb, vc) ∈ Wij ×Wij ×Wij}
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The communication structure consists of the shared signals in both processes
and the clock relations between them. The relation r will depend on the relation
between signals in Pi. For an endochronous process, there exists a direct or indirect
relation between any two signals. Now A2 can be rewritten as follows.
Assertion A3: Given two processes Pi and Pj with communication structures
Cij = { Wij , Rij} and Cji = { Wji, Rji} respectively, if Rij = Rji, then Pi
and Pj are isochronous.
The common signals and their rate relations can be checked for a match using
the meta-information that is extracted from these IPs. The IPs themselves do not
have the knowledge of the similarity in rate relations, albeit they are behaving in
isochrony. Now, let’s analyze Endo1 and Endo2 again based on assertion A3. Since
Endo1 and Endo2 communicate via signals out1 and out2, therefore W12 = W21 =
{out1, out2}. Next, let’s observe the clock relation between out1 and out2. In Endo1,
R12 = {r
12
out1out2 = (ôut2 = â ∩
̂[out1 > 0])}, in Endo2, R21 = {r
21
out2out1 = (ôut2 =
ôut1)}, therefore R12 	= R21 and doesn’t meet assertion A3.
This example fails to meet isochrony requirements in two ways. Firstly, it does
not deﬁne relation between out1 and out2 in the same manner in both IPs. Secondly,
the output signals are not deﬁned in terms of shared signals in the ﬁrst IP. From
Deﬁnition 3.1, we can see that the relations are between signals present in the
set of shared signals Wij. So the communication structure has to be complete
with the signals which deﬁne relations between shared signals. For understanding
how Assertion A3 validates isochrony property for two endochronous processes, we
modify the example discussed above. The endochronous process Endo1 is composed
with a new endochronous process BEndo2. The rate relations for BEndo2 are as
follows: R21 = {r
21
out2out1 = (ôut2 =
̂[out1 > 0])}. Here the rate relations for the
communicating signals are maintained (R12 = R21) in both processes and thus
isochrony is veriﬁed. Another way of correcting the example would be to share
the signal a along with out1 and out2 and maintain the relation between them in
the communicating IP. Since correcting IP blocks while composition is not feasible,
care has to be taken to ensure that the communication structure and relations are
complete, during the design process of an IP.
process Endo1= (? integer a,b; ! integer out1,out2;)
(| out1 := a + b | out2 := 1 when out1 > 0 |) end;
process BEndo2= (? integer out1,out2; ! integer c,d;)
(| c := 1 when out1 > 0| d := c + out2 |) end;
3.2 Composition of weakly endochronous processes
A process is said to be weakly endochronous if it satisﬁes the diamond property
deﬁned in [16]. Weak endochrony is a less strict form of endochrony where there
are unrelated signals which can be scheduled in multiple orders, but still generate
a deterministic output. This eases the clock constraints and makes composition of
processes simpler. An example of two weakly endochronous process is given below:
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process WEndo3= (? integer a1,c1; ! integer b1,b2;)
(| b1 := a1 + 1 | b2 := c1$ init 0 + 1 |) end;
process WEndo4= (? integer b1,b2; ! integer c1,c2;)
(| c2 := b1 + 1 | c1 := b2 + 1 |) end;
Here there is bidirectional communication between processes. The communica-
tion structure C34 and C43 will be equal for common signals. W34 and W43 will
contain b1,b2,c1. We know already from [16] that the two processes WEndo3 and
WEndo4 will have correct composition and are isochronous. Assertion A3 can be ver-
iﬁed by evaluating the clock relation set R34 = {(b̂2 = ĉ1)} and R43 = {(b̂2 = ĉ1)}.
Another important factor is the independence of clocks of signals in weakly en-
dochronous processes. In WEndo3, the clocks (b̂1, b̂2) and (b̂1, ĉ1) are totally inde-
pendent. Similar is the case in R43. To formally express this situation, we use the
null clock relation to deﬁne extended clock relation sets R′ij, R
′
ji and their extended
communication structure C ′ij , C
′
ji for two weakly endochronous Pi, Pj .
Deﬁnition 3.2 For weakly endochronous processes Pi and Pj , their extended clock
relation sets are R′ij = Rij ∪ {#}, R
′
ji = Rji ∪ {#} and their extended commu-
nication structures are C ′ij = {Wij , R
′
ij}, C
′
ji = {Wji, R
′
ji}.
This deﬁnition denotes that unlike endochronous processes, for two weakly en-
dochronous processes Pl and Pm with clock relations r ∈ R
′
l and r ∈ R
′
m can be
equal to ‘#’, or say null clock relation. It has to be noted that null clock relation
means there is none and there should not be any relation between signals rather
than the relation is unspeciﬁed. We will use this extended clock relation set to
evaluate isochrony for two weakly endochronous processes.
Assertion A4: Given two weakly endochronous processes Pi and Pj with commu-
nication structures C ′ij = { Wij, R
′
ij} and C
′
ji = { Wji, R
′
ji} respectively, if
R′ij = R
′
ji, then Pi and Pj are isochronous.
We analyze Assertion A4 by analyzing the extended clock relation set R′34 and
R′43 of WEndo3 and WEndo4. The shared variables between WEndo3 and WEndo4 are
b1, b2, and c2. Therefore, we have R
′
34 = {r
34
b1b2 = (b̂1#b̂2), r
34
b1c1 = (b̂1#ĉ1), r
34
b2c1 =
(b̂2 = ĉ1)} and R′43 = {r
43
b1b2 = (b̂1#b̂2), r
43
b1c1 = (b̂1#ĉ1), r
43
b2c1 = (b̂2 = ĉ1)}
thus R′34 = R
′
43. Based on Assertion A4, Pi and Pj are isochronous which
conﬁrms with the known result. Since any endochronous processes is also a weakly
endochronous processes, Assertion A4 also works for two endochronous processes.
This demonstrates a uniform way to suﬃciently evaluate correct communication
(isochrony) for two endochronous or two weakly endochronous processes.
4 Directional Isochrony
In the previous sections, we have discussed the composition between two en-
dochronous processes or two weakly endochronous processes. The composition of
an endochronous process to a weakly endochronous process is of special interest
to GALS domain. Adding new modules to existing designs without bidirectional
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communication can be veriﬁed easily if the assertions for this case hold true. Before
going into the deﬁnitions related to the composition, let’s observe two examples to
understand the signiﬁcance of the direction of communication.
process Endo5= (? integer a1,b1; ! integer c1,d1;)
(| a1 ^= when b1 > 0 | c1 := a1 + 1 | d1 := b1 |) end;
process WEndo6= (? integer c1,d1; ! integer e1,f1;)
(| e1 := c1 + 1 | f1 := d1 + 1 |) end;
process WEndo7= (? integer a2,b2; ! integer c2,d2;)
(| c2 := a2 + 1 | d2 := b2 + 1 |) end;
process Endo8= (? integer c2,d2; ! integer e2,f2;)
(| c2 ^= when d2 > 0 | e2 := c2 + 1 | f2 := d2 |) end;
One can easily ﬁnd that Endo5 is an endochronous process and is similar to
Endo8 and WEndo6 weakly endochronous process which is similar to WEndo7. The
two compositions diﬀer only by their communication direction. In the composition
of Endo5 and WEndo6, the extended communication structures of Endo5 and WEndo6
are C ′56 = {W56, R
′
56} and C
′
65 = {W65, R
′
65}, where W56 = W65 = {c1, d1}, R
′
56 =
{r56c1d1 = (ĉ1 =
̂[d1 > 0])}, R′65 = {r
65
c1d1 = (ĉ1#d̂1)}. Therefore,R
′
56 is not equal to
R′65. We analyze the second composition between WEndo7 and Endo8 in the same
manner and we have R′78 = {r
78
c2d2 = (ĉ2#d̂2} which is not equal to R
′
87 = {r
87
c2d2 =
(ĉ2 = ̂[d2 > 0])}.
The composition of Endo5 with WEndo6 is correct since the statements in WEndo6
are concurrent. The clock dependencies in Endo5 are not relevant, since the state-
ments in WEndo6 are independent. WEndo6 can be reconstructed with multiple be-
haviors which will have the same output. On the other hand, the communication
from WEndo7 to Endo8 results in loss of values since Endo8 get values of c2 only
when d2 > 0 holds. From these examples we can conclude:
1) Assertion A4 is not a necessary condition for isochrony since it may reject the
case like composition of Endo5 and WEndo6;
2) Correct communication between an endochronous process and a weakly en-
dochronous processe is determined by its communication direction;
Therefore, an endochronous process can be composed to a weakly endochronous
process, if the direction of communication is unidirectional.
Deﬁnition 4.1 Two processes Pi and Pj are directionally isochronous Pi
−→
|| Pj , if
and only if the correctness of communication from Pi to Pj is guaranteed while the
opposite direction is not.
By correcness of communication, we mean the ﬂow equivalence of the commu-
nicating signals. The order is preserved after asynchronous communication and the
signals are not reconstructed in a manner, which contradicts the rate relations in
the sending process. To test for directional isochrony, the null clock relation is used
along with the normal set of relations.
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Deﬁnition 4.2 A partial order ‘<’ between a determined clock relation r and null
clock relation ‘#’ is deﬁned as # < r.
This partial order will lead to a partial order  between any two extended clock
relation sets R′ij and R
′
ji.
Deﬁnition 4.3 For two composed processes Pi and Pj , R
′
ij  R
′
ji if and only if
∀rijab ∈ R
′
ij and its corresponding r
ji
ab ∈ R
′
ji, there exists a partial order such that
r
ij
ab ≤ r
ji
ab.
Assertion A5: Given one endochronous Pi and one weakly endochronous processes
Pj , Pi
−→
|| Pj if and only if R′j  R
′
i.
For our examples shown at the beginning of this section, R′6  R
′
5 and therefore
Endo5
−→
|| WEndo6. The communication from Endo5 to WEndo6 is correct while the
opposite direction cannot be guaranteed. We can observe similar behaviour for
WEndo7 and Endo8. Assertion A5 is not limited for only (endochronous, weakly en-
dochronous) processes, it can also be used to analyze any two weakly endochronous
processes by checking the clock relations between any pair of shared variables.
5 Related work and Code generation opportunities
Isochrony and the compositionality of endo-isochronous systems were discussed
in [2]. They also gave the necessary and suﬃcient conditions for the equivalence of
synchronous and asynchronous composition. Related work based on this property
has attempted to model asynchronous implementations of synchronous speciﬁca-
tions [15]. There it is shown that the asynchronous implementation is a correct
reﬁnement of its synchronous speciﬁcation and hence the GALS implementation
can be performed from synchronous models. A code generating strategy by sepa-
rate compilation of polychronous speciﬁcations and utilization of weak endochrony
for composition has been proposed in [14]. Another strategy for the composition
of isochronous systems by weakening the endochrony property is discussed in [17].
They perform formal analysis on loosely time-triggered architecture to show that
isochrony can be maintained in a composition of non-endochronous components.
In other synchronous languages, diﬀerent code generation strategies for incorpo-
rating distributed operation has been proposed. In Esterel, code has been divided
into atomic tasks which is scheduled with parallelism by referring a linked list con-
taining the dependencies [6]. More focus is given to the study of compositionality
of processes which will later help in designing compilers with the goal of distributed
implementation. In the SIGNAL language, one of the earliest work was regarding
the clustering and schedulability of SIGNAL programs discussed in [13]. A promi-
nent work in distributed execution of synchronous languages was done by converting
them into a common Object Code (OC) and then parallelizing this code into the
many computing sites [5]. In this work, no characterization of the modules or the
inter-module communication were done to check for distributed deployment. It
was assumed that a global clock is implemented distributively by virtue of clock
synchronization algorithms. However, since global clock synchronization is expen-
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sive, in the SIGNAL literature or in this work, it is not considered. Instead, one
seeks characterizations under which such expensive protocols would not be needed
for GALS execution. Multi-threaded code generation remains an important mile-
stone in achieving a separated, but centralized implementation for synchronous
programs. In the current Polychrony compiler, only endochronous processes can be
implemented. A beta version of multi-threaded code generating compiler is being
developed. Process based threading for weakly endochronous programs with sepa-
rate compilation for composing processes have been implemented using the existing
compiler for SIGNAL [10] and a synchronous data-ﬂow based threading strategy
has been proposed in [11].
Distributed implementation of synchronous programs require extendability of
the design for improving or adding a new IP to the existing system. By extendability,
we mean the composition and distributed implementation of a new IP into the whole
system. The endochronous process currently generate sequential code which can be
extended only if the whole system is recompiled and the assertions A1, A2 and
A3 are satisﬁed. Weakly endochronous programs are more suited for extension as
well as for distributed implementation due to its concurrent nature and null clock
relations. This applies to the weakly endochronous processes in a directionally
isochronous system. By providing the formalization for checking isochrony based
on the SIGNAL synchronous environment, we have provided a method to verify the
composition of synchronous IPs to be used in a GALS environment.
6 Conclusions
Embedded software programming using synchronous programming model has been
found to be suitable for GALS architectures. The challenges faced in using asyn-
chronous communication between synchronous IPs requires more research into the
composition of IPs. The concept of ‘isochrony’ has evolved over the years into a
property which provides a suﬃcient condition for the correct composition of syn-
chronous components. The properties pertaining to synchronous domain like en-
dochrony, weak endochrony and how it aﬀects isochrony needs to be studied for
composition of synchronous systems. In this paper, we have formalized the con-
ditions for isochronous composition and have proposed a communication structure
involving the parameters required for composition. The assertions proposed based
on the communication structure will serve as a suﬃcient test for the composition of
IPs. We have shown that weak endochrony relaxes the strict conditions for composi-
tion of IPs and correctness can be guaranteed for communication towards a weakly
endochronous process. A new null clock relation used in this paper has enabled
us to deﬁne directional isochrony, which provides us with a special set of rules for
correctness of communication in a single direction. Finally the implications of these
properties for code generation for distributed architecture is discussed. IP reuse and
addition of IPs into a GALS system will beneﬁt from research into the isochronous
composition of synchronous IPs.
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